Flip-Flops and Latches - Northwestern Mechatronics Wiki
Solved) - For a negative edge-triggered J-K flip flop with the input signals... - (1 Answer) | Transtutors
This happens to be a negative edge triggered JK flip flop. I used boolean algebra and found D = E' and E = D'. Given the propagation delay I thought this was
JK Flip Flop Negative Edge Triggered | Gate Vidyalay
Why does the JK flip-flop toggles on the 'negative edge' of its clock input when its inputs are connected to +v (i.e when j=1 , k=1)? - Quora